proposed to address the problem [5, 6, [12] [13] [14] . However, little attention has been paid to reduce the switching frequency, which has a direct impact on converter loss and the reliability of switches.
INTRODUCTION
Modular multilevel converter (MMC) stands out among converter topologies for medium-and high-power applications due to its salient characteristics such as modularity, scalability, high efficiency, high reliability, and improved power quality [1] [2] [3] . Most popularly, it has become the worldwide standard for voltage-sourced converter high-voltage direct current (VSC-HVDC) transmission systems [4] .
Proper operation of MMC requires fulfillment of several control objectives, including control of output current, circulating current, and submodule (SM) capacitor voltage. Due to higher number of switching components, switching frequencies of MMCs are higher than those of VSCs, leading to undesirable power losses. Due to modularity, design of switching algorithms for MMCs is flexible and complex at the same time and is thence one of the most important technical challenges of MMC.
Several switching algorithms have been reported in the literature for MMC, including methods based on pulse width modulation (PWM) schemes and model predictive control [1, [5] [6] [7] . Among various switching methods, MPC-based methods have drawn significant attention as they offer fast dynamic performance with ability to meet multiple control objectives [2, 5, 6, [8] [9] [10] . Conventional MPC methods are computationally intensive and thus impractical, especially with high number of submodules (SMs). In addition, these MPC methods lead to high switching-frequency operation; thus, their adoption to leverage the benefits not only depends on reducing computational complexity but also on seeking reduced-switching frequency strategies [11] . In recent years, several computationally efficient MPC algorithms have been 
is tested against a standard MMC-based back-to-back HVDC system in Section IV. Finally, Section V concludes the paper.
II. MATHEMATICAL MODELS FOR MODULAR MULTILEVEL CONVERTERS
A. MMC Topology Fig. 1 shows a schematic diagram of an (n + 1)-level, three-phase MMC based on half-bridge SMs. Each phase (leg) consists of two arms, where each of them has of n submodules (SMs). Among various SM configurations, half-bridge SM, which has two IGBT switches and a capacitor, is the most popular due to its simplicity and higher efficiency [1] . MMC considered hereafter is MMC made up of half-bridge SMs. Arm inductors (l) are used for limiting current produced by instantaneous voltage difference and limiting fault currents. MMC is connected to a three-phase AC system through a series resistive-inductive (R − L) impedance.
B. Discrete Model of MMC
In this paper, the discrete model of MMC is built based on the authors' previous paper [6] , where the next step value for the AC-side current for a sufficiently small sampling time step T s is derived as:
where L ′ = L + l/2 and K ′ = R + L ′ /T s . The measured values at the current time and the predicted values for the next time step are denoted by time indices (t) and (t + T s ), respectively. As the sampling frequency is assumed to be sufficiently higher than the grid frequency, the predicted value of grid voltage v s (t + T s ) can be replaced by its measured value v s (t). Defining u j (t + T s ) as the status of j-th SM, predicted capacitor voltage of individual SMs on upper-level and lower-level arms are equal to:
Consequently, predicted voltages across upper-level and lower-level arms and circulating current are calculated as:
III. REDUCED SWITCHING-FREQUENCY MODEL PREDICTIVE CONTROL FOR MMC

A. Optimization Model Formulation
For an effective design of control systems and switching algorithms for MMC, the following four objectives are taken into account to [2, 6] :
i. regulate all the capacitor voltages on their nominal value (V dc /n), ii. track the AC-side current (i) of all phases to their reference values (i ref ), iii. mitigate the circulating current (i z ) flowing among the converter legs, and iv. minimize the switching frequency.
The first three objectives have been addressed in authors' previous works [5, 6] and is common among the predictive methods, while the contribution of this paper includes the addition of the last objective to the optimization problem.
With exact AC current waveform tracking i(t + T s ) = i ref and exact circulating current suppression i z (t + T s ) = 0, one could calculate the target values of upper-level and lower-level voltages of MMC as:
where 
Applying weighted sum method to combine the second and third objective functions, the switching algorithm can be described as a multi-objective optimization problem with the formulation below:
where (11) regulates SM capacitor voltages, (12) minimizes number of switching events, and (13) follows the reference values of AC current and circulating currents. The values w and w z are the weights applied to the objective functions corresponding to AC waveform tracking and circulating current elimination, respectively. Fig. 2 illustrates control platform and information flow of an MPC-based modular multilevel converter. It includes two steps of SM sorting and SM selection, as detailed below, to solve the multi-objective optimization problem of the MPC algorithm. 
B. MPC Solution Algorithms
1)
Step 1 -Submodule Cascaded Sorting: Since the MPC optimization problem must be solved in extremely short time steps, e.g. 100 µs, using regular optimization solution techniques such as interior point methods (IPM) and heuristic methods are not practical; the solution thus needs to be based on sorting algorithms. In this step, the objective functions (11) and (12) are targeted by sorting SMs effectively such that the highest priority is given to the SMs contributing the most in voltage balancing and switching frequency reduction.
To address (11), SMs of both upper and lower arms are sorted based on their anticipated capacitor voltages. According to (2) , the direction of i up defines whether the capacitor voltages of upper-level submodules are subject to increase or decrease. Therefore, the corresponding algorithm sorts SMs based on their capacitor voltages in ascending order if i up ≥ 0, and in descending order if i up < 0. On the other hand, to minimize (12), the switching algorithm sorts SMs based on their current status U (t). To minimize the switching frequency, the algorithm gives high priority to the SMs that are currently switched on and low priority to the ones currently switched off.
This procedure is detailed in Algorithm 1 and is called F1-V2 hereafter. Conventional sorting algorithm focused on voltage balancing is called V1-F2 in this paper and is used as the benchmark algorithm in the case study. 
2)
Step 2 -Submodule Selection: Submodule selection algorithm is formulated mainly based on authors' previous paper [6] . Let the vectors V sort Cup = [V sort C1 , ..., V sort Cn ] and V sort C low = [V sort Cn+1 , ..., V sort C2n ] denote SM voltages on upper and lower arms, respectively, after being sorted in Step 1. In this step, the algorithm first calculates the cumulative sum vectors of the components of V sort Cup and V sort C low . The sets of cumulative sum values are denoted as V sum Cup and V sum C low , and are defined as below.
where
The switching algorithm then defines what combination of (α, β) minimizes the objective function (13) . It has been proven in [6] 
, the optimal solution belongs to the set {(α i , β j ), (α i+1 , β j ), (α i , β j+1 ), (α i+1 , β j+1 )}. It means that it suffices to check the objective function for just 4 points instead of n 2 feasible solutions to select the best SMs to switch on. 
IV. CASE STUDY
A. Test System
In this section, the proposed reduced switching-frequency algorithm is applied against a back-to-back MMC-based HVDC system, as shown in Fig. 3 . The test system parameters are provided in Table I . The simulation is run for 3 seconds, starting with the V1-F2 switching algorithm. At t = 1.2 s, the switching algorithm is changed to F1-V2; at t = 1.4 s, it is changed back to the V1-F2 algorithm. The effectiveness of the algorithm is benchmarked against the standard conventional voltage-centered sorting method (V1-F2). Fig. 4 shows the effective switching frequencies while applying both the algorithms. With V1-F2 algorithm, the results demonstrate that the effective switching frequency (f s ) is equal to 6715.6 Hz and, then, it drops to 1474.1 Hz with F1-V2 algorithm. That is, the switching frequency (f s ) in F1-V2 is about 22% of that in V1-F2, resulting in 78% reduction in switching losses and 390% improvement in lifetime of switches. Fig. 5 shows the capacitor voltages of both the upper and the lower arms of the phase of MMC1. The switching algorithm has some effects on how these voltage curves behave. With V1-F2 algorithm, the capacitor voltages of all submodules on the upper (or the lower) arm change altogether as a result of the voltage balancing strategy employed in this paper. Between t = 1.2 s and t = 1.4 s, there are some differences between individual capacitor voltages of submodules of the upper (or lower) arm. This is because the priority in this switching algorithm is given to reduce the switching frequency of the MMC, and thence the voltage balancing objective is compromised. The main takeaway is that the voltage ripples of SM capacitors are all the same (equal to 1.2%) and are not affected by the switching algorithm employed. Fig. 6 depicts the reference and actual output AC current at the terminal A of MMC1. The results show that the AC current perfectly follows the reference waveform, fulfilling the second objective for both switching algorithms. Fig. 7 illustrates the circulating current of phase leg A of MMC1 at [1 s, 1.6 s] of simulation. The results show that the circulating current is successfully controlled around zero Ampere, and its maximum deviation from zero is just 10% of the magnitude of output AC current of MMC1. These results depict how the third objective function of mitigating circulating current is fulfilled for both switching algorithms. Zoomed view of the circulating current is also shown in Fig. 7 . It represents a transitional time from V1-F2 algorithm to F1-V2 algorithm. There is no negative effect of the proposed algorithm on the circulating current. Fig. 8 and Fig. 9 show the DC link voltage and the DC link current, respectively. Results demonstrate that the voltage 
V. CONCLUSION
This paper proposes a novel modulation technique to reduce the switching frequency of submodules (SMs), where the sorting algorithm prioritizes SMs based on their current statuses. SM selection algorithm is based on a model predictive control (MPC) platform with the multiple control objectives on SM capacitor voltage balancing, AC output current tracking, and circulating current mitigation. The proposed algorithm is tested against a three-phase MMC-based back-to-back HVDC system in MATLAB/Simulink and is benchmarked against the conventional voltage-balancing algorithm. The proposed algorithm reduces the switching frequency by 78% while satisfying all MPC control objectives, with trivial impacts on SM capacitor voltages.
